PoweRock: Power Modeling and Flexible Dynamic Power Management for Many-core Architectures

Zhiquan Lai, King Tin Lam, Member, IEEE, Cho-Li Wang, Member, IEEE, and Jinshu Su Member, IEEE

Abstract—Energy-efficient design for green high performance computing (HPC) is a formidable mission for today’s computer scientists. Dynamic power management (DPM) is a key enabling technology involved. While DPM can have various goals for different application scenarios (e.g., enforcing an upper bound on power consumption or optimizing energy usage under a performance-loss constraint), existing DPM solutions are generally designed to meet only one goal and not adaptable to changes in optimization objectives. This paper proposes a novel flexible DPM approach based on a profile-guided dynamic voltage/frequency scaling (DVFS) scheme to meet the different goals. Our contributions include: (1) a new profiling method for (distributed) shared-memory parallel applications to flexibly determine the optimal frequency and voltage for different phases of the execution; (2) a power model based on hardware performance counters; and (3) a hierarchical domain-aware power control design boosting the DPM system scalability for many-core chips. We implement the approach into a working library dubbed PoweRock and evaluate it on the Intel SCC port of the Barrellish operating system. Experimental results obtained from several well-known benchmarks show that PoweRock attains significant energy and energy-delay product (EDP) improvements (average: 37.1% and 25.5%; best-case: 64.0% and 65.4%, respectively) over a static power scheme.

Index Terms—Dynamic power management, dynamic voltage and frequency scaling, DVFS, power modeling, many-core processors

I. INTRODUCTION

In this computing era, it is not an overstatement to say transistors are “free” but power is expensive [1]. The top-ranked supercomputer, China’s Tianhe-2, consumes 17.81 MW (excluding the cooling system) or 156 GWh for a year, which is equivalent to the average annual domestic electricity consumption of a midsize town (over 312,800 persons) in China. The other top ten supercomputers on the latest TOP500 List [2] are having similar power efficiencies ranging around 1,900 to 2,700 MFlops/watt, implying the commonplace “huge power” concerns in the current HPC landscape. It is a pressing research challenge to boost energy efficiency of HPC or cloud computing data centers for curbing the ever-increasing running expenditure and environmental impact.

To ease the tension between high performance and low energy, the concepts of supercomputing and green computing are closely intertwined nowadays. Dynamic power management (DPM), encompassing a set of control strategies aimed at adapting the power/performance of a system to its workload, is an important vehicle for green supercomputing. DPM refers to selective shutdown or slowdown of idle or underutilized system components. Clock gating and power gating are canonical techniques for idle power saving. Dynamic voltage and frequency scaling (DVFS), including the so-called multiple energy gears [3] and dynamic overclocking [4], extends the dynamic power efficiency by scavenging opportunistic energy benefits during active program runs (e.g., tuning down the clock of the CPU during long memory access or I/O events).

A DPM policy can be defined with different goals. Some DPM schemes aim to maximize the performance or throughput within a fixed power budget. This is known as power capping [5]–[8], which is useful for financial or thermal management. There are others aimed at minimizing the power consumption under a maximal performance loss constraint [9], among which a few performance-savvy schemes are doing this under tight constraints of vanishingly small performance loss [10]. For quantitative analysis of tradeoffs between speed and energy, various energy efficiency metrics like the most widely used energy-delay product (EDP) (a.k.a. energy-performance ratio) [11] have been proposed for evaluating DPM schemes.

To the best of our knowledge, there is however not yet a DPM solution capable of flexibly meeting different goals. For example, the solution proposed by Ioannou et al. [9] for saving as much energy as possible below a threshold of maximum performance loss, without a top-to-bottom overhaul, cannot be used to cap the power instead. A universal DPM design and implementation with selectable policies for varying application needs is an important research gap to fill. For instance, an enterprise can deploy the same application with different DPM policies to data centers with different electricity costs—high-performance policies for low-cost areas and power capping policies for high-cost ones—to cost-effectively meet service demands. With such flexible per-application DPM infrastructure, changes in optimization goal can be easily entertained by redeploying the application with a new DPM option.

To make this approach viable, rigorous power-performance models are required to support DPM policy adaptation. There is rich literature on multiprocessor power modeling [11]–[17]. These works however either did not establish analytical power models or missed out some key elements determining the chip power in their models. Accurate power modeling for emerging many-core CPUs is also lacking. When using DVFS to scale the power, the biggest challenge is not about deciding if the power state (frequency/voltage pair, a.k.a. energy gear) should be scaled up or down, but about how much the scaling should be made (in other words, which state is regarded the optimal).
Prior work employs “trial-and-error” online profiling [9] or offline training with lots of experiments [3], [11] to estimate optimal power states for a certain goal of power-performance tradeoff. However, once the goal is changed, these profiling approaches and DPM implementations designed for the original purposes will cease working.

These concerns lead us to develop the Power Optimization Controller Kit (PoweRock) [pronounced “power rock”]—a new DPM solution to solve the power/performance modeling, profiling and DVFS scheduling problems tailored to tiled many-core processor architectures such as the Intel SCC [18]. We propose a new power model based on the memory access and synchronization patterns of the program. Our power model advances the state of the art by taking the program execution pattern and voltage/frequency (V/f, henceforth) settings into account. With this model, we can accurately estimate the total chip power consumption and execution time in different V/f settings for programs with different patterns. Hence, we are able to quickly and precisely determine the optimal power level(s) for executing the program (or phases of the program). Based on the power model, this work also designed and implemented a hierarchical domain-aware DPM framework for tiled many-core chips with multiple clock/voltage domains.

In summary, the contributions of this work include:

- a performance/power prediction model considering both V/f states and program execution patterns to accomplish accurate and flexible power management;
- a novel profiler design to facilitate the model for phase-based power management of parallel applications following a shared-memory programming style;
- a flexible DPM solution tailored to tiled many-core architectures (we can optimize the V/f setting for a given DPM goal using the power and performance model, and update the optimal setting easily for a changed goal);
- a working implementation of a profile-guided DVFS controller and power management library (for the Barrelfish multikernel operating system [19] on the Intel SCC), and thorough experimental evaluation using several well-known benchmarks to show significant energy saving or EDP improvement (up to 65%) of our solution.

The rest of the paper is organized as follows. We explain the power and performance model in Section II. Section III presents our profile-guided DVFS scheme for flexible power management. We describe the design and system implementation of our PoweRock library in Section IV. Section V and Section VI detail the evaluation methodology and experimental results of our implemented models respectively. Finally, Section VIII concludes the paper.

II. POWER MODELING

A. Power Model

Many-core architectures to date usually have much more complex hardware design than uniprocessor or multicore chips. Apart from the plenty of cores, non-trivial network-on-chip (NoC), multiple memory controllers, multilevel on-chip caches and programmable buffers, fine-grained DVFS regulator units, etc. are present. The total chip power equals the consumptions by every component. For simplicity, our model focuses on the main power contributor—the CPU cores—and the NoC. First of all, the power of a single core i (denoted as $P_i$) is formulated as (2) where $k$ is a constant coefficient.

$$P_i = P_{i,dyn}(v_i, f_i) + P_{i,sta}$$

$$P_{i,dyn}(v_i, f_i) = k \cdot A_i \cdot f_i \cdot v_i^2$$

$P_i$ consists of two parts—static power ($P_{i,sta}$) and dynamic power ($P_{i,dyn}$). Static power depends on the voltage and the CPU’s thermal design power (TDP) whereas the dynamic core power is proportional to frequency ($f_i$), squared supply voltage ($v_i^2$) and the (program-level) activity factor ($A_i$). The activity factor generally has a functional relationship with the program execution patterns (to be explained). To simplify the power model, we assume the static core power $P_{i,sta}$ and the activity factor $A_i$ for a certain program are both constant. So we can estimate the power of a core when a trunk of program is executed with any V/f settings.

For current many-core chip designs like Intel’s SCC, dynamic power state tuning of the NoC is generally unsupported. So it is a fair assumption that the network power, denoted by $P_{noc}$, is a constant. Let $N$ be the number of cores. The formula for the total chip power (denoted by $P$) can be expressed as

$$P = \sum_{i=0}^{N-1} (P_i) + P_{noc}$$

$$= \sum_{i=0}^{N-1} (P_{i,dyn}(v_i, f_i)) + \sum_{i=0}^{N-1} (P_{i,sta}) + P_{noc}$$

$$= \sum_{i=0}^{N-1} (k \cdot A_i \cdot f_i \cdot v_i^2) + (\sum_{i=0}^{N-1} (P_{i,sta}) + P_{noc})$$

Prior works [14], [20], [21] revealed that power dissipation is strongly correlated to $\#$instructions per cycle (IPC). Thus we assume the activity factor $A_i$ of core $i$ is a function of IPC at a specific power setting (V/f pair). As $k$ is a constant, $k \cdot A_i$ is also a function of IPC (denoted as $g(IPC_i)$). Let $P_s = \sum_{i=0}^{N-1} (P_{i,sta}) + P_{noc}$, then (3) is rewritten as

$$P = \sum_{i=1}^{N-1} (g(IPC_i) \cdot f_i \cdot v_i^2) + P_s$$

The next and important part of the power modeling is to parameterize $g()$ and $P_s$.

B. Parameterization of the Power Model

Here we describe how to parameterize the model (i.e. specify $g()$ and $P_s$) with a case study—the Intel SCC platform [22]. Intel SCC is a 48-core experimental many-core chip with fine-grained DVFS mechanism [18]. The IPC pattern of each core can be derived by reading the performance monitor counters (PMCs) provided by the CPU chip. The instantaneous chip power can be measured by reading the power sensors provided by the SCC board. Thus the energy consumption is obtainable by integrating the instantaneous power over time.

To derive $g()$ and $P_s$, we conduct microbenchmarking using two primitive compute kernels, INT and FP, which perform arithmetic computations on an array of integer and floating-point variables respectively. We run the programs with various...
problem sizes (array length) to produce various IPC patterns. They are launched with 15 V/f settings (as shown in Table I) and seven problem sizes (4, 1K, 4K, 8K, 64K, 256K and 1024K), giving $2 \times 15 \times 7 = 210$ data points plotted as Fig. 1.

As we cannot measure the individual power of each core directly, we exploit a trick to simplify the chip power function for specifying $g$ and $P_s$ by launching the same program on all the 48 cores of the SCC and setting the V/f levels of all cores to be the same. Hence, the activity factors of all per-core program instances are the same, denoted by $g(IPC)$. So the chip power $P$ can be formulated as

$$P = N \cdot g(IPC) \cdot f \cdot v^2 + P_s. \quad (5)$$

Fig. 1 shows the microbenchmarking results. The x-axis and y-axis represent $f \cdot v^2$ (unit: MHZV²) and the chip power $P$ respectively. We can observe that the power consumption of the chip is linearly related to $f \cdot v^2$. For each program, we use a linear function $Y = \alpha X + \beta$ for curve-fitting their data points, where $X$ denotes $f \cdot v^2$, $Y$ denotes $P$, $\alpha$ and $\beta$ denote the fitting values of $N \cdot g(IPC)$ and $P_s$ respectively. The regression analysis results are shown in Table II.

In Table II, the power for each program is linearly related to $f \cdot v^2$ with almost the same $P_s$ (i.e. $\beta$). We can hence take the average of coefficients $\beta$ as the static chip power:

$$P_s \approx 16.185. \quad (6)$$

On the other hand, to get the specified analytic function of $g(IPC)$, we use a function to fit the values of $\alpha$ with respect to $IPC$. The values of $\alpha$ with respect to $IPC$ are plotted in Fig. 2. Finally, using the least-squares regression algorithm, we get the parameterized function of $N \cdot g(IPC)$ with $R^2$ coefficient = 0.812, expressed as (7).

$$N \cdot g(IPC) = 0.068 \cdot IPC^{0.09} \quad (7)$$

Fig. 2. Fitting analysis for $N \cdot g(IPC)$

Since $N$ equals 48 for the SCC case, we can derive $g(IPC_i)$ for each core $i$, as in (8).

$$k \cdot A_i = g(IPC_i) = 1.417e^{-3} \cdot IPC_i^{0.09} \quad (8)$$

In (8), IPC equals #instructions per clock at a profiling frequency of 800MHz. We substitute the parameters of $g(IPC_i)$ and $P_s$ into (4), giving the chip power model for Intel’s SCC as follows:

$$P = \sum_{i=0}^{N} 1.417e^{-3} \cdot IPC_i^{0.09} \cdot f_i \cdot v_i^2 + 16.185. \quad (9)$$

The units of the variables are: watts (W) for $P$, MHz for $f_i$, and volts (V) for $v_i$. With this chip power model, we can predict the SCC chip power in any power states for various program execution patterns, as shown in Fig. 3. As we never see an IPC value larger than two instructions/cycle, we present the figure with IPC ranging from 0 to 2.

### III. Model-driven Flexible DPM Approach

#### A. Phase-based Profiling and Profile-guided DVFS

In this work, we target applications following a lock-based shared-memory programming model. Non-coherent shared-memory machines like Intel’s SCC or a cluster can rely on some shared virtual memory (SVM) solutions to virtualize...
a coherent shared memory space to stay conformable to this assumption. For ease of study and execution profiling, we exploit a parallel program’s pattern of synchronization among multiple cores to split its runtime up into logical segments known as *phases*. In a (distributed) shared-memory programming environment, the parallel program execution is generally partitioned by lock and barrier operations, which are the likely turning points across which the program may vary in computational or memory-access patterns. Therefore, we define a *phase* as an execution window delimited by locks or barriers, including the busy-waiting time interval in the locks/barriers.

Fig. 4 illustrates our phase definition with two processes running on two cores. They synchronize via two barriers and one lock in the program. The runtime of each core is divided into multiple phases as shown. In general, we have three basic types of phases: $P_{\text{comp}}$, $P_{\text{bar}}$, and $P_{\text{lock}}$ (the red, green and blue portions), which denote the local computation time, barrier time and lock time respectively. A $P_{\text{comp}}$ phase—usually the useful computation portion of the program—happens between two busy-waiting phases ($P_{\text{bar}}$ or $P_{\text{lock}}$). According to this definition, in the case of Fig. 4, we could partition core0’s execution time into seven phases, including four $P_{\text{comp}}$’s ($p_0$, $p_2$, $p_4$, $p_6$), two $P_{\text{bar}}$’s ($p_1$, $p_5$) and one $P_{\text{lock}}$ ($p_3$).

There are two benefits with this phase partitioning scheme. First, it respects the shared-memory programming model naturally. Second, this allows profiler calls and DPM functions to be hooked onto or implemented into the internal of synchronization routines of the parallel programming library, making the concerns of power management transparent to the application level. In this work, we provide our own parallel programming library—Rhymes SVM [23] for developing and running parallel programs on the SCC platform. The implementation of lock and barrier functions contains calls to the PoweRock profiler and DPM API.

Fig. 5 shows the processing flow of our profile-guided power management scheme. For a given program, an offline profiling run (step 1) is used to derive its phased execution pattern. During the profiling run, our custom-made profiler, triggered by calls from barrier and lock routines of the programming library, records those relevant performance monitor counters (PMCs) of the CPU, e.g., IPC and bus utilization, along with other runtime information. The profiling data, including the PMC values, phase type and phase time, are dumped and parsed (step 2) to generate an execution profile for the program—a sequence of phases with per-phase execution pattern information like IPC. Meanwhile, we measure the instantaneous chip power during the execution. The next key step (step 3) is to compile the *power control profile* (PCP) which contains the optimal voltage and frequency for each phase towards the given DPM goal quantified by some corresponding indexes like the power capping upper bound, the maximum performance loss or the least EDP target. In this step, we need the power model (in Section II) and the performance model (to be explained) to predict the power and runtime in different $V/f$ settings. Finally, the derived PCP can be applied to production runs (step 4), which are guided for the targeted power efficiency.

### B. Performance Model

The total execution time of a program is generally made up of computation, memory access, I/O and synchronization. The computation part is localized to the processor cache while the others involve the use of the front-side bus. In other words, the sum of CPU computation time ($t_{\text{cpu}}$) and bus-related processing time ($t_{\text{bus}}$) approximates to the total execution time on a single core.

Suppose a phase $p_i$ gives runtime $t_0$ (seconds) and bus utilization $BU$ (percentage of the bus cycles over the total execution cycles read from the PMCs) when running at frequency $f_0$ (MHz). We can predict the runtime $t$ of phase $p_i$ at a different frequency $f$ as follows:

$$
t(f, BU) = t_{\text{cpu}} + t_{\text{bus}} = (1 - BU) \cdot t_0 \cdot \frac{f_0}{f} + BU \cdot t_0. \tag{10}
$$

With this performance model, we can estimate the execution time of each phase in different power settings, and hence the performance degradation (the ratio of $t/t_0$) due to $V/f$ scaling in the 2D space of frequency versus bus utilization, as shown...
it suffices to use the frequency alone to represent the power state in the paper. The variation of the optimal frequency (uncovered by our profiler). As shown in Fig. 7(a), we plot the phase to meet the minimal EDP target. Then we can determine the optimal power setting for each phase towards the DPM goal. We estimate the consumed power consumption and execution time for each phase in different V/f settings. Then we can choose an optimal power state\(^1\) for each phase towards the DPM goal.

To summarize, the process can be outlined as follows:

- For each program or phase (denoted as \(p_i\)) executed in a static power state \(f_0\), besides the execution time, we get two metrics related to power and performance, instructions per cycle (IPC) and bus utilization (BU), derivable from the PMCs of the underlying CPU core.
- We estimate the power consumption and execution time in any power state \(f\) using the power-performance model.
- Towards an optimization goal (e.g. minimal EDP or minimal energy), we search for an optimal power state. As the power states available in the hardware are usually limited, the complexity of the search could be ignored.

For instance, assuming the DPM goal is to minimize the EDP, we can predict the EDP of each phase in a certain power setting using the adapted power-performance model as in (11).

\[
EDP(f) = \frac{\text{Energy}(f) \cdot \text{Runtime}(f)}{t(f, BU) \cdot P(f, IPC) \cdot t(f, BU)}
\]

Then we can determine the optimal power setting for each phase to meet the minimal EDP target.

The most powerful aspect of our model is its ability to determine the optimal frequency setting (hence the power state) for any program or phase, given the IPC and BU pattern (uncovered by our profiler). As shown in Fig. 7(a), we plot the variation of the optimal frequency (z-axis) towards the minimal-EDP optimization goal, with respect to the two dimensions (x- and y-axis) representing the program patterns— instructions per cycle (ranging from 0 to 2, the maximum observed in our experiments) and bus utilization (ranging from 0 to 1). Likewise, Fig. 7(b) presents the optimal frequency towards the minimal-energy optimization goal.

This optimization method does not consider the V/f scaling latency. If the power level before the phase is different from the predicted optimal one for the phase, we have to scale the power level first, probably introducing non-negligible voltage/frequency switching time and extra power dissipation. So methods without considering such latency could make inaccurate DVFS schedules. Our DPM scheme has been made latency-aware when determining the optimal power levels (via the methodology detailed in our earlier publication [24]).

IV. PoweRock: Design and Implementation

In view of the potential of the multikernel approach to scalable OS design, PoweRock was designed and implemented on the Barrelinf OS [19]. As another support tool for Barrelinf, we developed the Rhymes Shared Virtual Memory (SVM) system [23], which leverages software virtualization to restore cache coherence on the SCC machine with non-coherent memory architecture. The PoweRock APIs are intended for use by the SVM layer instead of the application layer for not compromising the programmability for power saving.

Fig. 8(a) shows the system architecture of PoweRock. There is a runtime instance of PoweRock spawned on each core for...
handling the calls from the Rhymes library and determining the optimal power state for the local CPU core. On many-core systems, per-core DVFS is a costly design, so cores are generally grouped into frequency and/or voltage domains where V/f scaling can only happen in domain-level granularity. Each PoweRock instance has a rank and domain-level role, both defined upon OS bootstrap. The rank is the instance identifier (like core id); the role differentiates if the instance is the domain master. By synchronizing the locally optimal V/f settings with other instances in the same domain, a master instance determines an optimal V/f level for the domain, and performs the V/f scaling action. PoweRock is composed of four major functional components—OPS, PPM, DVFS and RPRS—which are detailed as follows.

A. Offline Profiling Subsystem (OPS)

The OPS refers to the subsystem encompassing the profiler and power monitor designed for execution profiling and power measurement before applications get deployed to production. Similar to the work of Magklis et al. [25], we need a profiling run to generate the power control profile (PCP) for each application. In the profiling run, the profiler makes use of kernel-level PoweRock system calls to retrieve IPC and bus utilization (BU) statistics from the hardware performance monitor counters while the power monitor obtains the chip power readings from the BMC unit. The outputs are combined to generate the PCP for the application. In our current implementation, the PCP will be transformed to a C header file to be included by the application in production runs.

We trigger the profiler by modifying the barrier and lock routines in the Rhymes SVM library. The beginnings and the ends of barrier and lock routines are augmented with code to record the timestamp and PMC readings. The timestamp is read from a wall-clock of 125MHz on the SCC board [22]. We implement a kernel-level module to monitor the PMCs of the CPU cores. For P54C architecture [26], three counters—local time stamp counter (TSC), instruction executed and clocks while a bus cycle is in progress—are useful for deriving IPC and BU of each phase. Although the patterns within a phase may keep varying in some ways, we use the average to represent the overall pattern of the phase.

As shared-memory parallel programs usually follow a SPMD model (single program, multiple data), the execution patterns of all processes are alike. However, if the application follows a master/slave design pattern, it is common that the execution pattern of the master process (presumably running on core0) is somehow different from that of the slave processes running on the rest of cores. Thus, the PCP includes the profiles of the “master core” and one of the other “slave cores”.

B. Profile-guided Power Manager (PPM)

When the execution enters or exits a barrier/lock, it means a new phase begins (refer to Section III-A). At this moment, the Rhymes library calls the PoweRock API. Then the PPM handles this event and determines the DVFS action for the coming phase by referencing the power control profile attached to the application. Due to program dynamics, the actual phase pattern of the production run may not be equivalent to that of the profiling run. So the PPM should be able to tolerate phase pattern discrepancies. This is the key problem the PPM has to resolve. For an SVM-based application, the sequence of barrier phases (Pbar) is generally fixed. In our current design, we take the barrier phases as the reference points to tolerate the phase pattern difference between the profile and the runtime execution. The next step the PPM does is to request a power state transition to the optimal V/f setting in the profile. For a phase which does not fit the profile, we request a conservative frequency of 400MHz without voltage change. The request is then sent to the DVFS controller.

C. DVFS Controller (DVFS)

The DVFS controller provides an interface for other components to adaptively configure the power settings of CPU cores. It adopts a domain-aware design tailored to the common DVFS design of most multicore or many-core chips with multiple clock/voltage domains. As shown in Fig. 10, each two-core tile forms a frequency domain, and the 48 cores of the SCC chip are partitioned into six four-tile voltage domains. As shown in Fig. 8(b), we design a three-layer hierarchical DVFS controller for this type of many-core chips. Each core plays a role of stub core (SCore). One core in each voltage (or frequency) domain is chosen as the domain master called VMaster (or FMaster). The DVFS controller is accessible from the user space through the PoweRock API functions listed in Table III.

D. Real-time Power Request Synchronizer (RPRS)

As V/f switching is done in the granularity of a domain, the RPRS is designed to synchronize different power requests in the same domain. Fig. 8(c) describes the RPRS workflow for a stub core when it receives a power request. If the stub core is not a FMaster, RPRS is responsible for issuing the power request to its FMaster in the domain. If it is the case, the FMaster computes the domain-wide optimal frequency setting
and sets it, provided that the current voltage is high enough to support the new frequency. If the current voltage is not high enough, we have to scale up the voltage first. The workflow of voltage scaling is similar to frequency scaling. Meanwhile, if the VMaster finds that the current voltage appears too high for the current frequency settings in the voltage domain, it will scale down the voltage for power saving. The domain-wide power setting adopts an “arithmetic mean” policy just as Ioannou et al. [9] did. That means the power of a domain is set as the arithmetic mean of the frequencies or voltages requested by all the cores in the domain.

To synchronize power requests as soon as possible without waiting for the system to schedule, RPRS implements a real-time, interrupt-based, on-chip communication mechanism leveraging the on-die message passing buffer (MPB) and interprocessor-interrupt (IPI) provided by the SCC hardware. Each power request is packed as a 48-bit message and written to the local MPB of the destination core. Fig. 9 shows the message format. The 8-bit magic number is used to distinguish power requests from other MPB messages. The op-code denotes the request’s operation type—frequency scaling or voltage scaling. The curt-f and curt-v (req-f and req-v) fields denote the current (requested) voltage and frequency settings of the source core.

V. EVALUATION METHODOLOGY
A. Experimental Setting

To evaluate our PoweRock system implementing the power model and profile-guided DVFS scheme, we port several well-known benchmarks to our Rhymes SVM. We use gcc version 4.4.3 to compile programs with the O3 optimization level. The execution performance (run-time), power consumption, energy and EDP of the benchmark executions are inspected for experimental comparison. During the experiments, the clock frequencies of the network-on-chip (NoC) and memory controllers (MCs) are both fixed at 800MHz. As the temperature of the SCC board is kept around 40°C, we do not consider the temperature’s impact on the chip power in this paper. In our experiments, energy consumption by a program is the product of runtime and the average chip power during the execution. EDP is the product of energy and runtime. The efficiency of our DPM solution is evaluated by setting the optimization goal towards the least EDP and comparing with a static power case (800MHz/1.1V for all cores) in which DVFS is disabled.

We evaluate our approach using seven benchmarks with their problem sizes described in Table IV. Graph 500 [27] and Malstone [28] are data-intensive (or memory-bound) computing benchmarks. LU and SOR are ported from the SPLASH2 benchmark suite [29] whereas IS and EP are from the NPB suite [30]. Genome is a genetic analysis program that we develop. By comparing two arrays representing DNA sequences, the program logic is to locate a disease gene pattern on a human. All programs were run on 48 cores of the SCC.

B. Power Measurement

To avoid overhead introduced by power measurement, we measure the power consumption of the SCC outside the chip. We view the chip as a “black box” and read the current and voltage values from the board management controller (BMC) using the management console PC (MCPC) during the application run. As shown in Fig. 10, the BMC is connected via Ethernet to the MCPC, from which the power values are read. PCIE bus connects the SCC to the MCPC. The phase
TABLE IV
BENCHMARKS FOR EVALUATION AND THEIR PARAMETERS

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Problem Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Graph 500</td>
<td>Scale: 18 (262144 vertices); Edgefactor: 16 (4194304 edges)</td>
</tr>
<tr>
<td>Malstone</td>
<td>300000 records</td>
</tr>
<tr>
<td>LU</td>
<td>(1024 \times 1024) matrix (16 \times 16) block</td>
</tr>
<tr>
<td>SOR</td>
<td>(2048 \times 1024) matrix</td>
</tr>
<tr>
<td>IS</td>
<td>Class A</td>
</tr>
<tr>
<td>EP</td>
<td>Class A</td>
</tr>
<tr>
<td>Genome</td>
<td>Human DNA length: 67.1MB; disease gene length: 8KB</td>
</tr>
</tbody>
</table>

profiling information is obtained from the PCIE connection. The power states of the chip will be recorded into a log file on the MCPC. Although the maximum power sampling rate is only about 3.3 samples per second, it suffices for our evaluation. The average power is estimated by taking arithmetic mean of all sampled power values. In this paper, we use energy consumption and energy-delay product (EDP), both are widely adopted, to evaluate our DPM approach.

VI. EXPERIMENTAL RESULTS AND ANALYSIS

A. Evaluation of the Power Model

To evaluate our power model, we compare the estimated chip powers using our model and the power model proposed by Sadri et al. [14]. Sadri et al. proposed a single-core power modeling approach for Intel SCC. Their model also considered the CPU frequency and program execution pattern but not the supplied voltage. They split the core power \(P_i\) into idle and active parts, \(P_i = P_{i,\text{idle}} + P_{i,\text{active}}\), and propose the fitting functions for them as (12) and (13).

\[
P_{i,\text{idle}} = p + q \cdot f_i \quad (12)
\]

\[
P_{i,\text{active}} = (a + b \times CPI^c) \times f_i + (a' + b' \times CPI^{c'}) \times f_i + d \quad (13)
\]

In (12) and (13), \(p, q, a, b, c, d, a', b'\) and \(c'\) are constant coefficients, while \(f_i\) (unit: GHz) is the clock frequency of core \(i\). They use CPI (clock per instruction)—the multiplicative inverse of IPC—to represent the program pattern and measure the power of a single core in different frequency and program pattern settings. Based on the measurements, they use a least-square optimization algorithm to find the coefficients of the fitting power function, giving the core power model as (14).

\[
P_i = (0.38 - 0.24 \cdot CPI^{0.085} + 0.22 \cdot CPI^{0.02}) \cdot f_i + 0.41 \quad (14)
\]

According to their modeling approach, we can assume the power consumed by the rest of the chip, apart from the cores, equals the chip power when no core is active. By the measurement in their paper, we figure out this idle power is about 34.0W. So the chip power \(P\) can be estimated by summing the power of every core and this 34.0W as in (15).

\[
P = \sum_{i=0}^{N-1} P_i + 34.0 \tag{15}
\]

We conduct the following experiment to compare our power model with Sadri’s one. As we can only get measured power of the entire chip, the comparison between the models is also at chip level. We obtain the real and estimated chip powers as follows. First, we run Graph500 on 48 cores at static 800MHz/1.1V, and profile each core’s PMCs for CPI (or IPC) during the execution. The actual chip power is monitored using the mechanism provided by the Intel SCC platform [22]. Then the estimated chip powers are derived from the profiled CPI (or IPC) using our model (9) and Sadri’s model (15).

The measured chip power and the modeled ones are plotted as Fig. 11. Comparing with the measured power, our modeled power is obviously closer to it than Sadri’s one. During the Graph 500 execution, the chip power changes due to varying execution pattern. But the estimated power given by Sadri’s model seems invariant despite the pattern variation.

There exist several periods (in the first 12s, and around 50s, 70s, 85s, 105s) during which our model shows more apparent deviations from the real power. This can be explained as follows. In the beginning 12 seconds, we can see both the models give big errors in the estimated powers. This is because this part of execution (performing data-race-free buffer allocation and edge list generation) was taken as a...
the runtime, average power and the counts of phases with different types for each benchmark executed at 800MHz for all the 48 cores. Although the $V/f$ settings are kept the same, Table V shows that the average powers consumed by the benchmarks are very different (mainly due to their different memory access patterns). Actually, the more compute-intensive the benchmark program, the larger the average power. For example, EP and Genome are the most compute-intensive and consume the largest average powers.

Fig. 14 presents the energy/EDP improvement of different programs with our profile-guided DPM enabled. The energy/EDP values are normalized to the static power values (800MHz/1.1V). Most of the cases gain energy or EDP benefit. The average energy saving and EDP reduction are 25.5% and 37.1% respectively. SOR makes the best case—up to 64.0% energy and 65.4% EDP saved. Some cases like EP and Genome, which are the most CPU-intensive, do not gain any energy or EDP benefit; enabling profile-guided DVFS imposes adverse effect on them instead. The reason behind this is related to DVFS scaling overheads. EP is by nature a highly CPU-bound program, so scaling down the clock frequency just means seriously penalizing the runtime, hence augmenting the energy consumption or EDP. For Genome running at the specified problem size (see Table IV), the program behavior is also highly compute-intensive since the whole 8KB-long disease gene array can be totally cached in L1 most of the time during comparison with the human DNA data.

1) Analysis: For further understanding of the experimental results, we present in Fig. 15 the program patterns in terms of average bus utilization and IPC. Larger bus utilization implies more off-core activities including memory access whereas larger IPC means that instructions execute faster and consume more power. To wipe out the impact of “busy waiting” on the program pattern, we also present the average values without the $P_{\text{bar}}$ and $P_{\text{lock}}$ phases.

From Fig. 15, we can see that Graph 500, Malstone, LU,
Sor, and IS are memory-intensive because of their high “Avg-bus” values. All these four programs reported substantial energy saving under our DPM scheme (see Fig. 14). Both EP and Genome have low bus utilization and high IPC, implying they are highly CPU-bound and leave little opportunity for energy saving. In line with this conjecture, the average optimal frequencies for them are almost the highest frequency.

C. Evaluation of the Flexibility of the DPM System

To evaluate our flexible DPM solution with different goals, we devise four DPM policies with different goals:

- Min-T: aims at the minimum runtime or best performance without considering power consumption; all cores are set to run in the highest power state of 800MHz/1.1V.
- No-T+: aims to save as much power as possible with no or little performance loss. To achieve this goal, we assign the highest frequency to all $P_{comp}$ phases and the lowest frequency to all $P_{lock}$ phases.
- Min-E: aims at the least energy consumption. Optimal power levels are tuned towards the goal of minimizing energy for all $P_{comp}$ phases using our models.
- Min-EDP: aims at the least EDP for the execution; optimal power levels are chosen for minimizing the EDP.

For each policy, we record the runtime and chip power of each execution of Graph 500. As shown in Fig. 16, our DPM system is capable of meeting the expected DPM goals flexibly—when the goal is adjusted, the system won’t give noticeable drops in energy-performance indexes. Min-T gets the best performance as expected, but at the cost of the highest average power. No-T+ achieves good energy saving (32.9%) and EDP reduction (29.3%) with a slight slowdown (5.4%). Min-E gives the least energy consumption in all the cases (48.9% compared to min-T), yet thwarting the performance most seriously. Min-EDP achieves the least EDP with much less performance loss than min-E.

D. Overhead and Scalability Analysis

Using PoweRock may introduce performance overheads to the application. There are three major time costs with it: C1) the cost of context switching between user space and kernel space when DPM routines are called; C2) slowdown of domain masters which are being interrupted by power requests for making DVFS decisions; C3) $V/f$ scaling latency of which the voltage switching time dominates. These costs determine the scalability of PoweRock. To measure the overhead of our system, experimental comparison between static power mode and profile-guided DVFS mode is performed. However, for the DVFS mode, we cannot really change the $V/f$ setting or else the execution performance will be affected by frequency scaling. We choose to skip writing the frequency/voltage control registers. As a result, the measured overhead does not include C3, but the rest like C1 and C2 can be revealed.

Fig. 17 shows the results obtained from LU and Graph 500. We choose them for overhead analysis as they have up to 300 phases triggering lots of DPM actions for measurement. To assess the scalability, experiments are run on 1, 2, 4, 8, 16, 32 and 48 cores. The results show that our DPM implementation incurs almost imperceptible runtime overhead (all below 1%), and does not affect the scalability of the programs.

Memory overhead of PoweRock can also be said negligible. The system needs extra memory space mainly for storing the power control profiles. In our current design, we need to keep track of phase id, phase type and optimal power level for each phase—at least 4×3 bytes per phase is needed. The number of phases in the cases we tested did not exceed 300. Each master core and slave core require keeping 3,600 bytes at most.
control technique designed to make optimal DVFS and thread packing control decisions for maximizing performance within a power budget. They built a classifier to accurately select the optimal power settings and pack threads with the same power-performance characteristics. Ma et al. [8] presented a scalable power control solution for many-core microprocessors that is specifically designed to handle realistic workloads. They focused on distributing the chip power budget to each core by a three-layer controller in order to optimize the overall performance. Kappiah et al. [10] made use of the slack time in MPI programs for reducing the frequency on nodes that are not in the critical path. Their scaling of frequency was based on the heuristic information of the program without considering the power consumption while scaling performance.

Our work, on the other hand, focuses on the flexibility of the DPM framework for different optimization goals (configurable at deployment time). Freeh et al. [3] and Ioannou et al. [9] were pursuing a line of research most relevant to ours, but they targeted MPI programs while we aimed at programmer-friendly shared-memory paradigms. Freeh et al. [3] presented a framework for executing a single MPI application in several $V/f$ settings. Their basic idea is to divide a program into phases each of which is assigned a prescribed frequency. Our profiling method is quite similar to Freeh's, but our profiling is more lightweight and universal for most parallel applications. Freeh et al. used a brute force to explore the best per-phase $V/f$ settings by multiple experimental runs. Our design enables us to easily choose the optimal $V/f$ setting by one-off calculation. The DPM scheme proposed by Ioannou et al. [9] tried to minimize energy consumption within a performance window for the Intel SCC. They employed a trial-and-error approach to estimating the optimal power states and imposed limits on frequency scale-downs by setting an empirical performance threshold. This method is prone to exclusion of some perfect power-saving opportunities during the trial period.

VIII. CONCLUSION

Entering a many-core computing era, effective power management solutions have a vital role in reshaping today’s power-hungry supercomputing. Advances in DPM/DVFS technologies should address several new challenges. First, they should be designed (scalable) for many-core processors since the state-of-the-art supercomputers can have much of the system power (over 60% in the case of Tianhe-2) dissipated in the abundance of compute cores. Second, an accurate and all-round chip power-performance model should be available for predicting the optimal power states for different parts of a program execution with varying compute/communication patterns. With this foundation, we can build a flexible DPM solution that has separation of mechanism and policy of power control, accommodating variable or reconfigurable DPM goals. This paper reports our latest research efforts making a complete solution—PowerRock—to cope with these challenges. We proposed new and practical prediction model linking power states (voltage/frequency settings) with performance characteristics (IPC and bus utilization). By using the models and a
lightweight profiling approach, PoweRock can rapidly derive a power control profile containing per-phase optimal V/f settings for (virtual) shared memory applications. We designed a hierarchical domain-aware DVFS scheduling framework tailored to many-core architectures with multiple voltage/clock domains, and apply the concept to implement a scalable DVFS controller at the kernel level. Finally, we build a profile-guided power manager driving the DVFS controller, and ship with a user-space PoweRock API for easing the development of green applications or middleware systems. We implement and evaluate PoweRock on the Barzelfish operating system for Intel’s SCC many-core processor. Experimental benchmarking results show that our solution models the power accurately across changes in DPM goals and gains up to 65% energy or EDP benefit over the static power scheme.

ACKNOWLEDGMENT
This work is supported by Hong Kong RGC grant HKU 716712E, Program for Changjiang Scholars and Innovative Research Team in University (PCSIRT, No. IRT1012) and Aid Program for Science and Technology Innovative Research Team in Higher Educational Institutions of Hunan Province (No. 11JJ7003). Special thanks go to Intel China Center of Parallel Computing (ICCCP) and Beijing Soft Tech Technologies Co., Ltd. for providing us with support services of the SCC platform in their Wuxi data center.

REFERENCES
Zhiquan Lai received his M.S. and B.S. degrees in Computer Science from National University of Defense Technology (NUDT) in 2010 and 2008 respectively. He is currently a Ph.D. student at NUDT with Prof. Jinshu Su being his advisor. This work was mainly done while he worked as a research assistant at Department of Computer Science, the University of Hong Kong during Oct. 2012 to Oct. 2013. His current research interests include high-performance system software, power modeling, power-aware computing and many-core computing.

King Tin Lam received his Ph.D. and M.Sc. degrees in Computer Science and B.Eng. degree in Electrical and Electronic Engineering from the University of Hong Kong in 2012, 2006 and 2001 respectively. He is currently a postdoctoral research fellow in the Department of Computer Science at the University of Hong Kong. His current research interests include parallel and distributed computing systems, cluster and cloud computing, memory coherence protocols, GPGPU and many-core computing.

Cho-Li Wang received his Ph.D. degree in Computer Engineering from University of Southern California in 1995. He is a full professor in the Department of Computer Science at the University of Hong Kong. His research interests include parallel architecture, software systems for cluster and grid computing, and virtualization techniques for cloud computing. He has served on the editorial boards of several international journals, including IEEE Transactions on Computers (2006-2010), Journal of Information Science and Engineering, and Multiagent and Grid Systems.

Jinshu Su received the Ph.D. and M.S. degrees, both in Computer Science, from National University of Defense Technology (NUDT) in 2000 and 1988 respectively, and the B.S degree in Mathematics from Nankai University in 1983. He is a full professor in the College of Computer, National University of Defense Technology, and serves as a head of the Institute of Network and Information Security, NUDT. He has led several national key projects of China, including 973, 863 and NSFC Key projects. His research interests include high performance routers, internet routing, high performance computing, wireless networks and information security. He is a member of the IEEE and ACM, and a senior member of China Computer Federation (CCF).